Popular repositories Loading

1. harvard_GPU harvard_GPU Public

   A 16-lane SIMD GPU with 512-bit datapath, 4-warp scheduling, and scoreboard hazard detection — taped out on SCL 180nm as C2S0284

   Verilog 1

2. ttsky_cfar_old ttsky_cfar_old Public

   CFAR

   Verilog

3. ttsky_cffar_7seg ttsky_cffar_7seg Public

   Verilog 1

4. ttsky-CCCIR_AXI4_lt ttsky-CCCIR_AXI4_lt Public template

   Forked from cccir/ttsky-CCCIR_AXI_Lite

   Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects

   Verilog 22

5. ttsky-alu-4bit ttsky-alu-4bit Public

   Forked from emryscharcool/ttsky25a-alu-4bit

   Python

6. ttsky_fulladder ttsky_fulladder Public

   Verilog