Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
LTSpice Simulation		LTSpice Simulation
Cadence Layout.png		Cadence Layout.png
Draft12.asc		Draft12.asc
Draft12.log		Draft12.log
Draft12.op.raw		Draft12.op.raw
Draft12.plt		Draft12.plt
Draft12.raw		Draft12.raw
Introduction.pdf		Introduction.pdf
LTspice Simulation.pdf		LTspice Simulation.pdf
README.md		README.md
tsmc180.txt		tsmc180.txt

Repository files navigation

Full-Adder

Full Adder circuit Layout

About

Full Adder using transmission gate logic circuit Layout

simulation layout delay power area cadence-virtuoso ltspice cadence-spectre

Report repository

Releases

No releases published

Packages

Contributors