This project contains a RISC-V 5-stage in-order core with an Sv39 MMU, supporting Integer and Multiplication extensions. To debug the core, I also developed an RV64 emulator in C for differential testing against the core (https://github.com/PorterLu/sustemu).